Electron Labs All articles
Maker & Education

Ground Planes and Ghost Signals: How PCB Layout Decisions Quietly Destroy Wireless Performance

Electron Labs
Ground Planes and Ghost Signals: How PCB Layout Decisions Quietly Destroy Wireless Performance

Photo by Photo by Mathew Schwartz on Unsplash on Unsplash

There is a recurring frustration in wireless product development that plays out in labs and startups across the country: a design that looks correct on paper, uses a reputable RF module, and passes bench testing at close range, but falls embarrassingly short of its specified communication distance once it reaches the field. The blame typically lands on the antenna. Sometimes it lands on the radio chipset. Rarely does it land where it most often belongs — on the PCB layout itself.

The printed circuit board is not a passive carrier for your components. At radio frequencies, it is an active participant in signal transmission, and when its geometry is treated as an afterthought, it behaves accordingly. Understanding why requires a brief but honest look at what RF signals actually experience as they travel from silicon to air.

Why the PCB Is Never Just a Substrate at RF Frequencies

At low frequencies, current flows predictably through copper traces and returns via whatever ground path is available. At RF frequencies — even at the relatively modest 2.4 GHz used by Bluetooth and Wi-Fi — the behavior changes fundamentally. Signals travel as guided electromagnetic waves, and the geometry of the conductors around them determines how efficiently that energy propagates.

Trace width, spacing, and the distance to the ground plane beneath the signal layer all define the characteristic impedance of the transmission line. For most RF systems, this target is 50 ohms. When the layout deviates from that impedance — because a trace narrows to squeeze past a component, because a via interrupts the reference plane, or because the stackup was designed without RF in mind — the transmission line reflects a portion of the signal back toward the source rather than delivering it to the antenna.

This reflected energy is not merely wasted. It creates standing waves, stresses the output stage of the transmitter, and in some cases generates spurious emissions that can further degrade performance. A voltage standing wave ratio (VSWR) of 2:1, which might seem acceptable on paper, already represents a 10 percent power loss — and real-world layouts frequently do considerably worse.

The Ground Plane: Your Most Undervalued RF Component

If there is a single variable that experienced RF engineers monitor more obsessively than any other, it is ground plane integrity. A continuous, uninterrupted ground plane beneath the RF signal path provides a stable, low-impedance return current path and defines the reference for the transmission line impedance calculation. Interrupt that plane — with a slot, a via field, a routed trace, or a copper pour cutout — and the return current must detour around the obstruction.

That detour creates a loop. Loops at RF frequencies radiate. Energy that should be confined to the transmission line and eventually emitted by the antenna is instead scattered as uncontrolled radiation, reducing the coherent signal reaching the antenna feed point.

A case study from a commercial IoT sensor project illustrates the cost clearly. The original layout routed a UART trace directly beneath the RF section on an inner layer, and the power plane on that same layer had been split to separate analog and digital supplies. Network analyzer measurements showed the antenna feed point impedance had shifted from the intended 50 ohms to approximately 35 ohms — a mismatch responsible for nearly 3 dB of insertion loss. When the layout was revised to restore ground plane continuity and reroute the UART trace, measured range in an open-field test improved by 40 percent without any change to the antenna or radio chipset.

Trace Routing Errors That Engineers Make Every Day

Beyond ground plane integrity, the physical routing of the RF trace between the radio IC and the antenna introduces its own set of hazards. Several patterns appear with enough regularity that they deserve explicit attention.

Sharp corners and right-angle bends were once considered a meaningful source of impedance discontinuity and excess capacitance. Modern manufacturing tolerances have reduced this concern at frequencies below 10 GHz, but 45-degree chamfered bends or curved traces remain best practice and cost nothing to implement.

Trace length matters more than many designers appreciate. The path from radio output to antenna should be as short as physically possible. Every additional millimeter of trace at 2.4 GHz represents a non-trivial fraction of a wavelength — approximately 125 mm in free space, considerably shorter in PCB dielectric — and longer traces increase both insertion loss and the sensitivity of the impedance match to manufacturing variation.

Parallel signal traces running adjacent to the RF path create coupling opportunities that introduce noise directly into the transmission line. Power traces are particularly problematic. A switching regulator operating at a few hundred kilohertz generates harmonics that can extend well into the RF band, and if its output trace runs parallel to the antenna feed line for even a short distance, those harmonics couple directly into the RF path.

Vias in the RF signal path introduce inductance. Each via on a 1.6 mm standard-thickness board adds roughly 0.5 to 1 nH of series inductance — enough to measurably shift the impedance at 2.4 GHz. The RF trace should ideally remain on a single layer from the radio output to the antenna, avoiding vias entirely.

Layer Stackup: The Decision Made Too Early and Regretted Too Late

The layer stackup — the arrangement of copper layers, prepreg, and core materials that makes up the PCB — is typically finalized early in the design process, often before RF layout considerations have been fully worked through. This sequencing creates problems that are expensive to fix.

For a two-layer board, the dielectric thickness between the signal layer and the ground layer directly sets the trace width required to achieve 50-ohm impedance. Standard 1.6 mm FR4 with a dielectric constant near 4.5 requires a microstrip trace width of approximately 3 mm for 50 ohms. That is a wide trace. If the layout was designed assuming a narrower trace, the impedance will be wrong, and correcting it requires either changing the stackup or accepting the mismatch.

Four-layer boards offer significantly more flexibility. A thin dielectric between layers 1 and 2 — 0.2 mm is common in controlled-impedance stackups — allows 50-ohm microstrip traces as narrow as 0.4 mm, which is far easier to route through a dense layout. The investment in additional layers frequently pays for itself in RF performance alone, before accounting for the routing relief it provides for the rest of the design.

Practical Rules for Immediate Implementation

For engineers working on wireless designs today, the following guidelines address the most common and costly layout errors:

The Antenna Is the Last Variable to Blame

Antenna selection genuinely matters. So does transmit power. But neither variable can compensate for a transmission line that is delivering a fraction of available power to the antenna feed point, or a ground plane that is radiating energy in every direction except the intended one. The physics of RF propagation are unforgiving, and the PCB layout is where those physics are either respected or violated.

For engineers who are newer to RF design, the learning curve is real but navigable. The design rules described here are not exotic — they are the accumulated practical knowledge of decades of wireless product development, distilled into habits that cost nothing to adopt and consistently produce measurable improvements. The range your wireless device achieves in the field is not determined by the antenna datasheet. It is determined by every decision made between the radio IC and the point where the signal leaves the board.

All Articles

Related Articles

Always On, Always Costly: The Engineering Reality Behind Standby Power Consumption

Always On, Always Costly: The Engineering Reality Behind Standby Power Consumption

Trusting a Liar: How Your Breadboard Is Setting Your Prototype Up to Fail

Trusting a Liar: How Your Breadboard Is Setting Your Prototype Up to Fail

The Logic Analyzer: Why This Overlooked Instrument Belongs on Every Maker's Bench

The Logic Analyzer: Why This Overlooked Instrument Belongs on Every Maker's Bench